What is the difference between simulation and synthesis

It creates a gate-level netlist from a model of a circuit described in VHDL. They do not consider sensitivity list as they focus on three basic logics: combinational logic , edge sensitive storage flip flops and some RAM and level sensitive storage latches and some RAM. Moreover, some VHDLs are non-synthesizable.

Thus, the programmer can write VHDL code he can simulate but not synthesize. For a design description to be synthesizable, the constructs should be acceptable to the synthesis tool. Simulation is the process of describing the behaviour of the circuit using input signals, output signals and delays.

But, synthesis is the process of constructing a physical system from an abstract description using a predefined set of building blocks. For example, most constructs that explicitly deal with timing such as wait for 10 ns; are not synthesizable despite being valid for simulation.

Synthesis converts Verilog HDL models of hardware down to gate-level implementations automatically and maps these into target technology. Synthesis allows mapping of same HDL description into multiple target technologies without any change in the design.

In computer engineering, logic synthesis is a process by which an abstract specification of desired circuit behavior, typically at register transfer level RTL , is turned into a design implementation in terms of logic gates, typically by a computer program called a synthesis tool.

A simulation is the imitation of the operation of a real-world process or system over time. Often, computers are used to execute the simulation. Simulation is used in many contexts, such as simulation of technology for performance tuning or optimizing, safety engineering, testing, training, education, and video games. Blogs New entries New comments Blog list Search blogs.

Groups Search groups. Log in Register. Search only containers. Search titles only. Search Advanced search…. New posts. Search forums. Log in. Install the app.

Contact us. Close Menu. Welcome to EDAboard. To participate you need to register. Registration is free. Click here to register now. Register Log in. Simulation Synthesis 1. Simulator uses the sensitivity list to figure out when it needs to run the process. Simulation can verify the timing of the circuit. Synthesis outputs a netlist. Simulation is used to verify the functionality of the circuit. Save my name, email, and website in this browser for the next time I comment.

This site uses Akismet to reduce spam.